This paper presents a technique to determine prime implicants in multi-level combinational networks. The method is based on a graph representation of Boolean functions called AND/OR reasoning graphs. This representation follows from a search strategy to solve the satisfiability problem that is radically different from conventional search for this purpose (such as exhaustive simulation, backtracking, BDDs). The paper shows how to build AND/OR reasoning graphs for arbitrary combinational circuits and proves basic theoretical properties of the graphs. It will be demonstrated that AND/OR reasoning graphs allow us to naturally extend hasic notions of two-level switching circuit theory to multi-level circuits. In particular, the notions of prime implicants and permissible prime implicants are defined for multi-level circuits and it is proved that AND/OR reasoning graphs represent all these implicants. Experimental results are shown for PLA factorization.
Introduction
This paper presents a method to calculate prime implicants in multi-level circuits, thus generalizing basic notions from classical two-level minimization theory to multi-level circuits. Our reasoning techniques to analyze multi-level circuits are based on a radically different way of solving satisfiability compared to conventional concepts. This motivates the following basic discussion attempting to give a global view on the nature of the algorithm.
Algorithms to solve satisfiability rely on appropriate searching techniques. Every search process can be viewed as a traversal of a directed graph. Standard literature, e.g. [14] , distinguishes between two basic types of search graphs. In the most simple case to be considered, the graph is a so called OR graph. A node in the OR graph represents a given problem to be solved and each arc emerging from this node represents a possible move or decision that can be made at the current state of the search process. A solution is found by traversing the graph following a certain strategy and being guided by some heuristics exploiting problem-specific knowledge.
As is well-known however, for some problems it is useful to allow graphs with two types of nodes, AND nodes and OR nodes in order to represent a different type of search process. If at a given search state a certain move is made this may lead to several new problems that all have to be solved. Such AND/OR reasoning graphs or simply AND/OR graphs are the basis of many searching methods employed in the field of automatic theorem proving with predicate logic and are used in proof-by-refutation strategies. For a description of general problem-solving techniques in computer science and for more information on the basic concepts of OR graphs and AND/OR graphs, the reader may refer to a standard text book, e.g. [14] .
Conventionally, in the field of switching theory, when exploring the functionality of a given Boolean function or combinational circuit, techniques enumerate through the finite Boolean space being defined by the set of all combinations of value assignments at the input variables. A common search scheme to prove satisfiability or related problems like test generation is the decision tree. A decision tree can be considered as an example for an OR graph.
Notice that there can also be a different interpretation to such graphs. They do not only represent a possible search process to solve a specific problem, for certain problem formulations (like satisfiability) they can also represent the underlying Boolean function. If exhaustive simulation is represented as tree we obtain a Shannon tree. This tree can be reduced by sharing isomorphic subtrees so that we obtain a binary decision diagram [2] , [6] . Graph representations of Boolean functions by ordered binary decision diagrams [6] have encountered wide-spread popularity.
The following observation 11s crucial for the motivation of this paper: the conventional concepts to solve satisfiability and related problems in computer-aided circuit design like decision tree based backtracking, exhaustive simulation, Shannon trees or binary decision diagrams can be interpreted as OR trees and not as AND/OR trees.
Note that any Boolean expression can be understood as an AND/OR tree. However, such a general AND/OR tree does not decide whether the implemented Boolean function is satisfiable or not. (As mentioned, this problem is usually solved by resorting to an OR tree based enumeration). Here we are interested in specific AND/OR trees for Boolean functions that decide satisfiability. This is important for many applications in design automation and leads to other usefd properties of these graphs. A technique which solves Boolean satisfiability based ton AND/OR search is the recursive learning approach of [ 1 I].
The differences between the two searching schemes are of great practical interest in the field of design automation. In particular OR search techniiques are hard to use for systematic reasoning. Boolean reasoning techniques have always played an important role for two-level circuits. Here, we propose a reasoning technique for multi-level circuits. In the sequel we will speak of AND/OR reasoning graphs or simply AND/OR graphs interchangeably.
AND/OR Enumeration in Combinational Networks
In the following, we consider combinational networks C with n primary inputs and m primary outputs where all gates in the circuit have a there exists a directed path from f to y. Furthermore, we assume that there are no external don't cares, the function of the combinational network C(5): B2" + B2, with B2 = (0, I} is completely specified. Extensions to our methods using external don't cares are possible, but will not be further considered here.
Revisiting basic notions of [I I]
AND/OR enumeration is performed by injecting and reversing signal values and by evaluating their logic consequences using the ordinary event-driven implication techniques for combinational circuits. Direct implications play an important role in this reasoning. By direct implications as in [ 111 we understand the evaluation of the set of value assignments at every gate that has an event and the propagation of value assignments according to the connectivity in the circuit. To perform AND/OR enumeration in a multi-level combinational network we need the two basic notions of unjustiJied gates and justiycations from [ 1 11. For the time being, assume that we operate in a ternary logic alphabet (0, 1, X) where X is the don't care value. A signal is called specified if it is assigned the logic value 0 or 1, it is unspecified if it has the value X.
Def. 2.1: Given a gate g in a combinational network that has at least one specified input or output signal and the values at g are logically consistent: Def. 2.4: Let R be the set of value assignments JI : = V, for those variableSA in a combinational network whose value has been changed by making implications for a given set of value assignments S. Further, U is the set of variable assignments at the outputs of those unjustified gates, which have an input with a variable assignment contained in R. The set E(S) = R v U is called the event list E for S.
In other words, when performing (e.g. direct) implications for a given set of value assignments S, the event list E contains all variables whose value has been changed. This includes the output signals of new unjustified gates. Furthermore, also the output signals of old unjustified gates are included if their status has changed, i.e. one of their inputs has assumed a different value.
AND/OR Reasoning Trees
The procedure in Table 1 . If a set S turns out to be logically inconsistent, the corresponding AND node and all its successors are removed from the tree.
ii) each OR node vOR belongs to a variable assignment f = Vat a node in the combinational network which is required for the logic consistency of the set S associated with the parent AND node of voR, i.e. an OR node belongs to a variable assignment in the event list E(S). I f f = V is at the output of an unjustified gate g then vOR has m AND children, each belonging to a justification J E gC, with m = IgCI. Iff = V is at the output of a justified gate then v0R is a leaf of the tree. Such a tree is called the AND/OR reasoning tree for the initial set of value assignments S and the given combinational network.
Implications can be extracted in an easy way by examining the topology of the AND/OR tree. If all AND nodes that succeed a given OR node, say y, have succeeding OR nodes that all correspond to the same value assignment, then, these OR nodes with identical value assignments can be attached as OR nodes to the immediate predecessor ofy. As an example, in Figure 2 , the two AND nodes corresponding to justifications { g = I $ and ( e = 1} have a succeeding OR node corresponding to f = 1. Therefore this OR node can be attached to the immediate predecessor of y . This process has been referred to as "learning" in Ell] and is schematically shown in Figure 2 . It can occur in any recursion level and the value assignments resulting in the previous level can change the course of subsequent enumeration so that more logical consequences can be examined faster. Recursive learning is one possible application of AND/OR trees and allows to determine all (not only direct) implications for the given set of value assignments in the circuit.
An important practical property of AND/OR graphs is that important information about the given problem can be derived without visiting the complete graph. In the above example the implication y = 1 = f = 1 can be derived already in the first recursion of and-or-enumerateo. Partial graphs can be visited by restricting the maximum recursion depth for and-or-enumerate() to some value It is illuminating to apply and-or-enumerate(J of Table 1 to two-level circuits. Consider the two-level circuit in Figure 3 . Figure 4 shows the AND/OR graph for the assignment y = 0. AND/OR enumeration for the initial set of value assignments S = = 0} at the output of a two-level SOP type circuit performs a tautology test. The SOP is a tautology if and only if a conflict is produced by and-or-enumerateo. As can be noted, the AND/OR tree for a unate SOP is very simple and has the same structure as the two-level circuit. The root AND node in the AND/OR tree corresponds to the OR gate in the circuit and the succeeding OR nodes correspond to the AND gates in the circuit. Obviously, this is because the AND gates in the circuit represent implicants for function y and therefore the value assignment y = 0 implies OR nodes which correspond to these implicants. Since the circuit implements a unate function the AND/OR tree terminates in the next level, all AND nodes have only one succeeding OR node representing a leaf of the tree. This reflects the well-known fact that tautology checking for unate functions is of polynomial complexity. Theorem 2.1: Let y be the output signal of a two-level combinational circuit in SOP form. The AND/OR tree for the initial set of value assignments S = = 0} (tautology test) has only two levels if the SOP is unate.
The fact that the AND/OR tree for a unate SOP has only two levels is related to the well-known result that all prime implicants in a unate SOP are essential, i.e. the unate SOP is a syllogistic formula [5] . If the circuit is not unate the AND/OR tree has to be continued after level 1 in order to explore the logic consequences which are not covered by the implicants included in the SOP.
The situation for the non-unate case is illustrated in Figure 5 and 6 where the circuit of Figure 3 is modified such that it becomes non-unate in variable c. Also in the case of a nonunate circuit, level 0 of the AND/OR tree reflects the implicants in the SOP. If the circuit is not unate however, the AND/OR tree continues after level 1. (Now there are non-essential prime implicants). This is because the justifications at some unjustified line, e.g. h = 0 in Figure 5 , produce events at other unjustified lines without justifjrlng them.
In Figure 5 , the justification c = 0 at gate h produces a logical 1 at the input of gatej. This changes the status at gatej and represents an event so that the unjustified linej = 0 is added to the list of unjustified gates for the next recursion level. Figure 6: AND/OR. tree for circuit in Figure 5 3 lmplicants in Multi-Level Circuits Section 3.1 provides the theoretical links between basic notions of two-level minimization theory, namely implicants and prime implicants, and certain subtrees of the AND/OR reasoning tree. Section 3.2 shows that AND/OR enumeration allows to naturally extend these notions to important concepts of multi-level optiniization theory like observability don't cares and permissible functions [ 131. Section 3.3 illustrates these concepts by means of an example.
Prime lmplicants
The notions of implicants and prime implicants of Boolean functions are central elements in two-level minimization theory. However, when dealing with general, multi-level combinational circuits the basic concepts of implicants and prime implicants have been used only rarely. One reason why the notion of implicants has only played a limited role in multi-level circuit design, we believe, is that in the classical approach implicants are always expressed in terms of the variables of the considered Boolean function. This is sufficient for two-level circuits, however, in multi-level circuits this does permit to describe all transformations which are possible in a multi-level network. Therefore, in this section, we extend the meaning of the notion of prime implicants for broader use in multi-level circuits. A second reason why the notion of prime implicants has not become popoular for multi-level circuits is th,at previously no techniques have been available to actually calculate them. The classical Boolean reasoning techniques like consensus-methods are based on a two-level description of the circuit. Therefore we now present how prime implicants can be determined in multi-level circuits based on the concepts of Section 2.
A literal is a variable in the combinational network or its complement. A product term is a conjunction of literals.
Def. 3.1: A I-implicant (0-implirant)
for a given fimction y in a combinational network C is a product term t such that y assumes the value I (0) for every set of value assignments at the primary inputs of C for which t assumes the value 1. An implicant for a node y is product term which is either a 0-implicant or a 1-implicant for y .
Note that 1 -implicants correspond to the classical notion of implicants as used in the theory of two-level minimization.
Def. 3.2:
An implicant is called prime if the removal of any literal makes the implicant a product term that is not an implicant.
By definition, the literals of an implicant for some node y in a multi-level combinational network can belong to arbitrary nodes in the network. Unlike in the case of a two-level circuit, they are not necessarily primary inputs and do not even have to be in the transitive fanin ofy. Prime implicants at a node in the network may be composed out of arbitrary network variables.
Consider the nodey in the circuit of Figure 7 . Tt is immediately obvious that c and bd are prime (1-)implicants of fknction y . If we allow that the literals of the implicants do not have to belong exclusively to primary input signals but can belong to arbitrary nodes of the network, additional prime implicants can be determined. Note that x = 1 and z = 0 can simultaneously only occur for input assignments that produce y = 1. Therefore, xi is a 1-implicant for y . This implicant is prime because neither x nor z represent a 1-implicant for y . We will now examine how implicants in combinational networks can be derived by AND/OR reasoning trees. It has been shown in [ 111 how all single-literal implicants can be extracted from the AND/OR enumeration process (= recursive learning). This is now extended to extract arbitrary, multi-literal implicants.
The following definition is useful to relate implications and implicants in a combinational network to ccrtain subtrees of the AND/OR reasoning tree defined in Section 2.
Def. 3.3: An implication subtree (IST)
is an AND/OR tree with the following properties: i) it is a subtree of an AND/OR reasoning tree according to Def. 2.6, ii) the AND/OR reasoning tree and its subtree have the same root node, iii) for each AND node included in the subtree, all its siblings in the AND/OR reasoning tree are also included in the subtree.
Theorem 3.1: Let y be an arbitrary node in a combinational network and T be the AND/OR reasoning tree for an initial set of value assignments S = o/=O>. Consider a product term t = x1.x2' ... which also includes OR nodes fbrther down in the AND/OR tree, and which fulfills the condition that all leaves belong to the same value assignment f = 1. As an example, the bold lines in Figure 2 indicate an IST which corresponds to an indirect implication.
How are prime implicants represented in the AND/OR tree? Note in Def. 3.3 there is no requirement to include in the IST more than one child of each AND node o f the vriginal tree. In fact, including more than one OR child of any AND node makes the IST non-minimal. Sinct: this nun-minimal IST can contain leaves with new variable assignments which are not needed to make the product term an implicant, the corresponding implicant is non-prime.
Def. 3.4:
An IST is called minimal implication subtree (MIST) if each AND node has exactly one OR child.
Theorem 3.2:
Let y be an arbitrary node in a combinational network and T be the AND/OR reasoning tree for an initial set of value assignments S = = q, V E (0, l}. For everyprime implicant ofy there exists a minimal implication subtree (MIST) of T such that the leaves of the MIST correspond to the literals of the prime implicant as given in Theorem 3.1.
Note that not every MIST corresponds to a prime implicant.
For a given MIST with a set of leaves L there may be some other MIST with a set of leaves L' such that L' c L. Obviously, then, the implicant belonging to the first MIST cannot be prime. Fortunately, by tracing from the leaves towards the root of the AND/OR tree, it is very easy to check for a given MIST with its set of leaves, whether a subset of these leaves can belong to another MIST.
Observability Don't Cares
Often, the value of an internal logic function cannot be observed at any of the circuit outputs and therefore, in such situations the value of the hnction need not be specified. This leads to so called observability don't cares. Any function that covers such an incompletely specified function is called apermissible function according to Muroga [ 131.
Since we extend the notion of implicants from two-level circuits to multi-level circuits we do not only calculate prime implicants for functions at the outputs of the circuit but also for functions that belong to arbitrary internal nodes in the network. Therefore, we also want to take into account the concepts of observability don't cares and permissible functions. This leads to the definition of permissible prime implicants:
Def. 3.5: For some node y in the combinational network C, a product term t of some node variables of C is called a permissible 1-implicant for y, if and only if the following condition holds: If t is 1 then y is 1 or not observable at any primary output of C. Equally, t is called a permissible 0-implicant for y, if and only if the following condition holds: If t is 1 then y is 0 or not observable at any primary output of C. A permissible implicant is called prime if the removal of any literal makes the permissible implicant a product term that is not a permissible implicant.
AND/OR enumeration for a given node in the combinational network can easily take care of observability if the enumeration is based on Roth's D-alphabet. In [11] a method has been presented to calculate all value assignments necessary to observe a stuck-at fault at a given fault line in a combinational network. This routine is called fault_propaga-tion-learning0 in [ 113. Analogously, like the AND/OR enumeration of Table 1 results from make-all-implications0 [ 111, D-AND/OR enumeration results from faultgropagation-learning0 by removing the statements to extract necessary assignments. The routine will be illustrated by an example in Section 3.3.
The AND/OR tree associated with these extensions starts with a single stuck-at fault assumption and, in the sequel, is referred to as D-AND/OR reasoning tree. The results of Section 3.1 can now be generalized for permissible implicants.
Theorem 3.3: Let y be an arbitrary node in a combinational network and T be the D-AND/OR reasoning tree for a fault assumption, y stuck-at-1. Consider a product term t = xI.x2. ... x , where x, is a literal corresponding to a variable J; or its complement in the combinational network. Further, consider an IST of T with a set of leaves L such that in the combinational network the nodesJ cannot be reached by the fault effect.
If there is a one-to-one mapping between the literals x, oft and the elements Cr;
represents the uncomplemented variable, and V, = 1 otherwise, then t is a permissible 1-implicant for y. Analogously, t is a permissible 0-implicant for y if the IST is a subtree of the enumeration tree withy stuck-at-0.
Theorem 3.4 states an impoirtant property of AND/OR trees which makes them very attractive in multi-level logic synthesis:
Theorem 3.4: Let y be an arbitrary node in a combinational network and T be the D-AND/OR reasoning tree for a fault assumption, y stuck-at-V, V E (0, l}. For every permissible prime implicant at node y there exists a minimal implication subtree (MIST) of T such that the leaves of the MIST correspond to the literals of the permissible prime implicant as given in Theorem 3.1.
Example
For illustration of D-AND/OR enumeration consider the following example. Figure 9 shows a circuit for which the AND/OR tree is built in Figure 11 . Consider the fault a, stuck-at 1.
We proceed as given by Jault_propagation-learning() in [l 11. There are two paths along which this fault can propagate to a primary output. At least one of them has to be sensitized for fault detection. One path traverses gates k and I, sensitization yields the vallue assignments d = 1 a n d j = 0.
For the AND/OR tree in Figure 11 , this produces the left AND-node in level 1 with its children. The second possibility is to sensitize the path through m and q resulting in the right portion of the AND/OR tree. The sensitizations yield value assignments and unjustified lines. These value as-signments are enumerated in the usual way as given by Table 1 , so that the AND/OR tree for the stuck-at-1 fault assumption at signal a results as shown in Figure 10 . The bold lines in Figure 10 indicate a MIST that represents a permissible implicant b.c for node a in the circuit.
Note the special characteristics of this prime implicant: the network function a does not depend on the variables b and c. Still, according to our definitions, it is possible to determine a prime implicant for a using these variables. This is not possible with the conventional two-level notion of prime implicants. Further, this example illustrates another important property of our approach. The implicant actually exploits observability don't cares at node a. The fact that b,c is a permissible prime implicant means that we can modify the combinational network of Figure 9 as shown in Figure  11 . The node a' assumes a different function than a but the full circuits in both figures are still functionally equivalent. 
Heuristics
A) Heuristics to select an implicant AND/OR reasoning trees, in principle, can be used to generate all prime implicants for nodes in a multi-level combinational network, however there may be a huge number of prime implicants for a given node in the network, especially if we take into account that the implicants can be expressed in terms of arbitrary (internal) nodes of the network. Therefore, this section is dedicated to demonstrate how the topology of the AND/OR trees can be used to generate certain implicants being particularly promising for the given application. Here we consider circuit minimization. In [12] it has been observed and experimentally confirmed that, for a given node y , certain single-literal implicants, being obtained by indirect implications, represent good divisors for y.
As explained above, an indirect implication corresponds to a MIST with several leaves all belonging to the same value assignment. Intuitively, a subtree of the AND/OR tree which has several leaves that all correspond to the same value assignment indicates suboptimal circuitry. If such a subtree is a MIST, then we have an implication and transformations like in [12] can be performed. Hence, we intend to identie MISTS with many identical leaves. In Figure 10 of Section 3.1, the bold lines indicate a promising MIST with four leaves that only belong to two different value assignments. Therefore, the permissible implicant b c is promising for inclusion in a permissible function at node a. In Section 4 it will be shown how this optimizes the circuit.
Importantly, in this work, we completely avoid building the trees to save memory. In [17] , a method has been developed to extract MISTS with a maximum number of identical leaves from the D-AND/OR reasoning tree, solely by "monitoring" the enumeration process. This method is based on repeated enumeration, thus we are maintaining linear memory requirements at the cost of CPU-time. This technique must be omitted here for reasons of space.
B) Heuristics to select sets of implicants
Often it is not sufficient to add a single implicant to a network in order to obtain reductions in other parts of the network. A different cover of the node function can often only be obtained if several new implicants are added to the network. If there are several implicants that are all particularly "good'' according to our heuristics then they all are added to the network. This is a pretty rough heuristic and current research examines whether topological properties of the AND/OR tree can give insight what implicants should be grouped together in the attempt to find a better cover.
Optimization Procedure
The optimization procedure is along the lines of [I21 and, for reasons of space, is only illustrated by an example. Reconsider the circuit of Figure 9 . The fimction of the circuit is given by the following Boolean expressions:
By manipulating the equations, it can be noted that there exists a common kernel, a + bc. Minimization can be achieved by sharing this kernel. It was demonstrated for this example in Section 3.3 how to generate the permissible implicant bc for signal a. Note that the suboptimality of the original circuit is reflected by the existence of a MIST with several leaves belonging to the same value assignments, b = 0 and c = 0. In this case it points out a common kernel, a + bc, that can be shared to save area.
If bc is a permissible implicant for a then the circuit is modified as shown in Figure 11 . After adding the implicant to the circuit, redundancy elimination is used to reduce the circuit. This results in the circuit of Figure 12 . In [ 181 it has been proved that manipulating circuits based on prime implicants can perform arbitrary transformations in a combinational network. This means that the classical notion of prime implicants is not only sufficient to fdly describe circuit transformations for two-level circuits but also for multi-level circuits. Indeed, all transformations in combinational networks commonly referred to as "division", "decomposition", "kernel extraction", "transduction" etc. can also be described by operations based on our notion of prime implicants in networks, thus extending the classical notions of two-level theory to multi-level circuits.
Experimental Results
The described methods have been implemented in the program system HANNIBAL and are applied to the problem of PLA factorization. This application has been chosen because this task cannot be accomplished in a satisfactory way by previous implication based minimization techniques [ 121 or ATPG-based methods [8], [9] , [16] . Table 2 shows the results for some two-level MCNC benchmark circuits which are factorized into a multi-level description. Since our implementation does not accept external don't cares, at this point we selected only such examples which are completely specified. The results of HANNIBAL are compared with SIS1.2 (using resub -a, simplify -d followed by script.rugged ). The area is measured in terms of number of connections based on a generic library of the basic gate types. For both tools we show results for fixed settings (single run of script.rugged for SIS) and interactive use (column "multi run" for SIS and column "best" for HANNI-BAL). Column "RL" shows the results if only single literal implicants (recursive learning) are used. Our experiments also demonstrate the practical relevance of the theoretical result given in Theorem 3.1. This can be nicely observed at the example of the MCNC benchmark circuit 064. This circuit is small, nevertheless it is impossible to build an OBDD for this circuit. No literal in the circuit description appears in more than one product term (hence the SOP is unate) and all prime implicants are essential. Therefore no optimization is possible, neither with twolevel nor with multi-level minimization techniques. SISl.2 runs out of memory in both script.vugged and script.algebraic after about ten minutes of CPU-time in each script. However, since the circuit is unate (Theorem 3.1 applies) HANNIBAL has no problem with this example. The fact that this circuit cannot be further optimized is detected very fast and only little CPU-time is wasted. This benchmark circuit illustrates that the basic theoretical differences between variable enumeration and AND/OR enumeration that have been elaborated in this paper have important consequences in practical applications. 
The optimization results of

Conclusion
This paper has introduced specific AND/OR reasoning graphs as a new basis for solving design automation problems by implicant-based techniques. Conventional variable enumeration and its derivates are not the only possibility to fully explore the functionality of a given circuit. We have proved basic theoretical properties of the proposed AND/OR graphs permitting to extend basic concepts of two-level circuit theory to multi-level circuits.
